Skip to main content
Knowledgebase
Home
Renesas Singapore - Knowledgebase

When do transmit FIFO data and receive FIFO data register reset?

Latest Updated:03/21/2012

Question:

When are the transmit FIFO data register (SCFTDR) and receive FIFO data register (SCFRDR) reset, in case the TFRST bit and RFRST bit in the FIFO control register (SCFCR) are set to 1 in the serial communication interface with FIFO (SCIF)?

Answer:

The transmit FIFO data register (SCFTDR) and receive FIFO data register (SCFRDR) are reset when the FRST bit and RFRST bit are set to 1. The reset operation is retained while the TFRST bit and RFRST bit are 1.
Suitable Products
SH7285, SH7286
SH7214, SH7216
SH7231
SH7239, SH7237
SH7211
SH7083, SH7084, SH7085, SH7086